###################################################################

# Created by write_sdc on Mon Nov  6 21:28:54 2023

###################################################################
set sdc_version 2.1

set_units -time ns -resistance kOhm -capacitance pF -voltage V -current mA
set_max_area 0
set_load -pin_load 0.2 [get_ports {pos_out_reg[5]}]
set_load -pin_load 0.2 [get_ports {pos_out_reg[4]}]
set_load -pin_load 0.2 [get_ports {pos_out_reg[3]}]
set_load -pin_load 0.2 [get_ports {pos_out_reg[2]}]
set_load -pin_load 0.2 [get_ports {pos_out_reg[1]}]
set_load -pin_load 0.2 [get_ports {pos_out_reg[0]}]
set_ideal_network -no_propagate  [get_ports rst]
create_clock [get_ports clk]  -period 2  -waveform {0 1}
set_clock_latency -max 0.2  [get_clocks clk]
set_clock_latency -source 0.2  [get_clocks clk]
set_clock_uncertainty 0.1  [get_clocks clk]
set_clock_transition -max -rise 0.02 [get_clocks clk]
set_clock_transition -max -fall 0.02 [get_clocks clk]
set_clock_transition -min -rise 0.02 [get_clocks clk]
set_clock_transition -min -fall 0.02 [get_clocks clk]
set_false_path   -from [get_ports rst]
set_input_delay -clock clk  -max 0.8  [get_ports rst]
set_input_delay -clock clk  -min 0  [get_ports rst]
set_input_delay -clock clk  -max 0.8  [get_ports {data_in[31]}]
set_input_delay -clock clk  -min 0  [get_ports {data_in[31]}]
set_input_delay -clock clk  -max 0.8  [get_ports {data_in[30]}]
set_input_delay -clock clk  -min 0  [get_ports {data_in[30]}]
set_input_delay -clock clk  -max 0.8  [get_ports {data_in[29]}]
set_input_delay -clock clk  -min 0  [get_ports {data_in[29]}]
set_input_delay -clock clk  -max 0.8  [get_ports {data_in[28]}]
set_input_delay -clock clk  -min 0  [get_ports {data_in[28]}]
set_input_delay -clock clk  -max 0.8  [get_ports {data_in[27]}]
set_input_delay -clock clk  -min 0  [get_ports {data_in[27]}]
set_input_delay -clock clk  -max 0.8  [get_ports {data_in[26]}]
set_input_delay -clock clk  -min 0  [get_ports {data_in[26]}]
set_input_delay -clock clk  -max 0.8  [get_ports {data_in[25]}]
set_input_delay -clock clk  -min 0  [get_ports {data_in[25]}]
set_input_delay -clock clk  -max 0.8  [get_ports {data_in[24]}]
set_input_delay -clock clk  -min 0  [get_ports {data_in[24]}]
set_input_delay -clock clk  -max 0.8  [get_ports {data_in[23]}]
set_input_delay -clock clk  -min 0  [get_ports {data_in[23]}]
set_input_delay -clock clk  -max 0.8  [get_ports {data_in[22]}]
set_input_delay -clock clk  -min 0  [get_ports {data_in[22]}]
set_input_delay -clock clk  -max 0.8  [get_ports {data_in[21]}]
set_input_delay -clock clk  -min 0  [get_ports {data_in[21]}]
set_input_delay -clock clk  -max 0.8  [get_ports {data_in[20]}]
set_input_delay -clock clk  -min 0  [get_ports {data_in[20]}]
set_input_delay -clock clk  -max 0.8  [get_ports {data_in[19]}]
set_input_delay -clock clk  -min 0  [get_ports {data_in[19]}]
set_input_delay -clock clk  -max 0.8  [get_ports {data_in[18]}]
set_input_delay -clock clk  -min 0  [get_ports {data_in[18]}]
set_input_delay -clock clk  -max 0.8  [get_ports {data_in[17]}]
set_input_delay -clock clk  -min 0  [get_ports {data_in[17]}]
set_input_delay -clock clk  -max 0.8  [get_ports {data_in[16]}]
set_input_delay -clock clk  -min 0  [get_ports {data_in[16]}]
set_input_delay -clock clk  -max 0.8  [get_ports {data_in[15]}]
set_input_delay -clock clk  -min 0  [get_ports {data_in[15]}]
set_input_delay -clock clk  -max 0.8  [get_ports {data_in[14]}]
set_input_delay -clock clk  -min 0  [get_ports {data_in[14]}]
set_input_delay -clock clk  -max 0.8  [get_ports {data_in[13]}]
set_input_delay -clock clk  -min 0  [get_ports {data_in[13]}]
set_input_delay -clock clk  -max 0.8  [get_ports {data_in[12]}]
set_input_delay -clock clk  -min 0  [get_ports {data_in[12]}]
set_input_delay -clock clk  -max 0.8  [get_ports {data_in[11]}]
set_input_delay -clock clk  -min 0  [get_ports {data_in[11]}]
set_input_delay -clock clk  -max 0.8  [get_ports {data_in[10]}]
set_input_delay -clock clk  -min 0  [get_ports {data_in[10]}]
set_input_delay -clock clk  -max 0.8  [get_ports {data_in[9]}]
set_input_delay -clock clk  -min 0  [get_ports {data_in[9]}]
set_input_delay -clock clk  -max 0.8  [get_ports {data_in[8]}]
set_input_delay -clock clk  -min 0  [get_ports {data_in[8]}]
set_input_delay -clock clk  -max 0.8  [get_ports {data_in[7]}]
set_input_delay -clock clk  -min 0  [get_ports {data_in[7]}]
set_input_delay -clock clk  -max 0.8  [get_ports {data_in[6]}]
set_input_delay -clock clk  -min 0  [get_ports {data_in[6]}]
set_input_delay -clock clk  -max 0.8  [get_ports {data_in[5]}]
set_input_delay -clock clk  -min 0  [get_ports {data_in[5]}]
set_input_delay -clock clk  -max 0.8  [get_ports {data_in[4]}]
set_input_delay -clock clk  -min 0  [get_ports {data_in[4]}]
set_input_delay -clock clk  -max 0.8  [get_ports {data_in[3]}]
set_input_delay -clock clk  -min 0  [get_ports {data_in[3]}]
set_input_delay -clock clk  -max 0.8  [get_ports {data_in[2]}]
set_input_delay -clock clk  -min 0  [get_ports {data_in[2]}]
set_input_delay -clock clk  -max 0.8  [get_ports {data_in[1]}]
set_input_delay -clock clk  -min 0  [get_ports {data_in[1]}]
set_input_delay -clock clk  -max 0.8  [get_ports {data_in[0]}]
set_input_delay -clock clk  -min 0  [get_ports {data_in[0]}]
set_output_delay -clock clk  -max 0.8  [get_ports {pos_out_reg[5]}]
set_output_delay -clock clk  -min 0  [get_ports {pos_out_reg[5]}]
set_output_delay -clock clk  -max 0.8  [get_ports {pos_out_reg[4]}]
set_output_delay -clock clk  -min 0  [get_ports {pos_out_reg[4]}]
set_output_delay -clock clk  -max 0.8  [get_ports {pos_out_reg[3]}]
set_output_delay -clock clk  -min 0  [get_ports {pos_out_reg[3]}]
set_output_delay -clock clk  -max 0.8  [get_ports {pos_out_reg[2]}]
set_output_delay -clock clk  -min 0  [get_ports {pos_out_reg[2]}]
set_output_delay -clock clk  -max 0.8  [get_ports {pos_out_reg[1]}]
set_output_delay -clock clk  -min 0  [get_ports {pos_out_reg[1]}]
set_output_delay -clock clk  -max 0.8  [get_ports {pos_out_reg[0]}]
set_output_delay -clock clk  -min 0  [get_ports {pos_out_reg[0]}]
